Regviz

Alif Semiconductor /AE722F80F55D5AS_CM55_HP_View /AES0 /AES_INTERRUPT_MASK

Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text

Interpret as AES_INTERRUPT_MASK

Share

Cut and paste this URL to share the unmodified register and value:

https://regviz.com/r/Alif Semiconductor/AE722F80F55D5AS_CM55_HP_View/AES0/AES_INTERRUPT_MASK#0x0

31 2827 2423 2019 1615 1211 87 43 0 0 0 0 0 0 0 0 00 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 (Val_0x0)REGS_ERR_RESP 0 (Val_0x0)SPI_ERR_RESP

REGS_ERR_RESP=Val_0x0, SPI_ERR_RESP=Val_0x0

Description

AES Interrupt Mask Register

Fields

REGS_ERR_RESP

Mask for the Register Error Response interrupt.

0 (Val_0x0): Register Error Response interrupt is not masked.

1 (Val_0x1): Register Error Response interrupt is masked.
SPI_ERR_RESP

Mask for the SPI Error Response interrupt.

0 (Val_0x0): SPI Error Response interrupt is not masked.

1 (Val_0x1): SPI Error Response interrupt is masked.

Links

()

Register License

THIS SOFTWARE IS PROVIDED “AS IS”. NO WARRANTIES, WHETHER EXPRESS, IMPLIED OR STATUTORY, INCLUDING, BUT NOT LIMITED TO, IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE APPLY TO THIS SOFTWARE. ALIF SHALL NOT, IN ANY CIRCUMSTANCES, BE LIABLE FOR SPECIAL, INCIDENTAL, OR CONSEQUENTIAL DAMAGES, FOR ANY REASON WHATSOEVER.

 ()

Register Reference

https://github.com/cmsis-svd/cmsis-svd-data